Group 3

(Amrutha Varshini, Chandra Mohan, Vishesh Chhaprewal, Rashmi Singh, Ankit Soni, Tirupathi, Mohan Sathwik)

Day6-Task-1

Problem Statement: Design a circuit for AND Gate using CMOS and Draw the layout for this

.